JPH0625959Y2 - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH0625959Y2
JPH0625959Y2 JP12679787U JP12679787U JPH0625959Y2 JP H0625959 Y2 JPH0625959 Y2 JP H0625959Y2 JP 12679787 U JP12679787 U JP 12679787U JP 12679787 U JP12679787 U JP 12679787U JP H0625959 Y2 JPH0625959 Y2 JP H0625959Y2
Authority
JP
Japan
Prior art keywords
wiring board
wire
force
resin
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP12679787U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6430834U (en]
Inventor
博智 山本
Original Assignee
関西日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 関西日本電気株式会社 filed Critical 関西日本電気株式会社
Priority to JP12679787U priority Critical patent/JPH0625959Y2/ja
Publication of JPS6430834U publication Critical patent/JPS6430834U/ja
Application granted granted Critical
Publication of JPH0625959Y2 publication Critical patent/JPH0625959Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements

Landscapes

  • Wire Bonding (AREA)
JP12679787U 1987-08-19 1987-08-19 半導体装置 Expired - Lifetime JPH0625959Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12679787U JPH0625959Y2 (ja) 1987-08-19 1987-08-19 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12679787U JPH0625959Y2 (ja) 1987-08-19 1987-08-19 半導体装置

Publications (2)

Publication Number Publication Date
JPS6430834U JPS6430834U (en]) 1989-02-27
JPH0625959Y2 true JPH0625959Y2 (ja) 1994-07-06

Family

ID=31378640

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12679787U Expired - Lifetime JPH0625959Y2 (ja) 1987-08-19 1987-08-19 半導体装置

Country Status (1)

Country Link
JP (1) JPH0625959Y2 (en])

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61159746A (ja) * 1985-01-08 1986-07-19 Kyodo Printing Co Ltd Ｉｃモジユ−ルのワイヤボンデイング方法

Also Published As

Publication number Publication date
JPS6430834U (en]) 1989-02-27

Similar Documents

Publication Publication Date Title
US6281566B1 (en) Plastic package for electronic devices
JPS6331149A (ja) 半導体装置
JP2000133767A (ja) 積層化半導体パッケ―ジ及びその製造方法
JPH011247A (ja) テ−プキヤリア
EP0069390A2 (en) Lead frame for plastic encapsulated semiconductor device
US5661342A (en) Semiconductor device with heat sink including positioning pins
KR20040012896A (ko) 플라스틱 패키지, 배선 보드, 주입 몰드, 전자 구성 요소,플라스틱 패키지 생성 방법
JP2608192B2 (ja) リードフレーム
US5665296A (en) Molding technique for molding plastic packages
JP2765278B2 (ja) 電子装置の製造方法
JPH0625959Y2 (ja) 半導体装置
JPH0637130A (ja) 半導体装置の製造方法
JPS63296252A (ja) 樹脂封止型半導体装置
JP2000012752A (ja) リードフレームおよびそれを用いた半導体装置ならびに半導体装置の製造方法
JPH02204096A (ja) Ｉｃカード製造方法
JPS6047429A (ja) 樹脂パッケ−ジの成形金型
JP2514818B2 (ja) 集積回路基板の樹脂封止方法
JPS6116702Y2 (en])
JPS6244815B2 (en])
JP2761193B2 (ja) 外部リードを固定したリードフレーム及びこれを利用した半導体装置並びにその製造方法
JP3127104B2 (ja) 樹脂封止型半導体装置の封止用金型およびこれを用いた製造方法
JPH06151487A (ja) 半導体装置の製造方法
JPH09153561A (ja) 半導体装置およびその実装方法
JPS5981126A (ja) レジンモ−ルド製品の製造方法
JP2002261200A (ja) 樹脂モールド型モジュールパッケージ及びそのパッケージを製造するために用いる金型、並びにそのパッケージの製造方法